Time Left - 15:00 mins
GATE 2025 Computer Organization & Architecture Evaluation Quiz 3
Attempt now to get your rank among 66 students!
Question 1
Identify the false statements:
: Separate I/O address space does not necessarily mean that I/O address lines are physically separated.
: Address decoder is an essential part of I/O interface.
![](https://gradeup-question-images.grdp.co/liveData/PROJ430/1473759207348455.png)
![](https://gradeup-question-images.grdp.co/liveData/PROJ430/1473759208177281.png)
Question 2
The program counter (PC) in a microprocessor.
Question 3
Which of the following is incorrect regarding Hardwired control unit Design ?
Question 4
Index register in a microprocessor is used for?
Question 5
Consider a system employing an interrupt driven I/O for a articular device that transfers data at an average of 8 KB/s on a continuous basis. Assume that interrupt processing takes about 100 micro seconds (i.e. jump to the interrupt service routine (ISR); execute it and return to the main program). Determine what fraction of processor time is consumed by this I/O device when it is interrupted for every byte.
Question 6
How many separate address and data lines are needed for a memory of 8K × 16?
- 66 attempts
- 0 upvotes
- 0 comments
Dec 10GATE & PSU CS