Time Left - 20:00 mins

Cobmbinational Circuits - Half and Full Adder GATE 2024 Fundamental Quiz

Attempt now to get your rank among 161 students!

Question 1

A full adder is implemented with two half address and one OR gate. OR gate is used to derive the final carry function of full adder. For each half adder propagation delay τsum = 30 μsec, τcarry = 20 μsec and τOR = 25 μsec. The maximum time required to derive both the sum and carry functions of a full adder after applying the inputs is ___________.

Question 2

3-bit full adder contains ________

Question 3

In a 4 bit full adder, how many half adders and or gates are required?

Question 4

A 3-bit parallel full adder without any initial carry requires:

Question 5

To convert a full adder into a full subtractor

Question 6

A half adder is implement with XOR and AND gates. A full adder is implemented with two half adders and one OR gate. The propagation delay of an XOR gate is twice that of an AND/OR gate. The propagation delay of an AND/OR gate is 1.2 μsec. A 4-bit ripple carry binary adder is implemented by using full adders. The total propagation delay of this 4-bit binary adder is
  • 161 attempts