Time Left - 15:00 mins

GATE 2023 Analog Electronics Quiz 60

Attempt now to get your rank among 31 students!

Question 1

If the circuit shown has to function as a clamping circuit, which one of the following conditions should be satisfied for sinusoidal signal of period T?
$Description: Description: D:\GradeStack Courses\GATE Tests (Sent by Ravi)\GATE EC 10-Mar\GATE-ECE-2015-Paper-2_files\image089.jpg$

Question 2

The diode in the circuit given below has V_ON = 0.7 V but is ideal otherwise. The current (in mA) in the 4kΩ resistor is______ mA
$Description: Description: D:\GradeStack Courses\GATE Tests (Sent by Ravi)\GATE EC 10-Mar\GATE-ECE-2015-Paper-2_files\image210.png$

Question 3

Consider the circuit shown in figure (a), the signal applied as input to the circuit is V_in [shown in figure (b)]

The voltage across diode V_D is given as (Assuming diode to be ideal)

Question 4

In the figure shown below, all the diodes are ideal.

The value of current I is ________mA.

Question 5

A two sided limiting circuit has to be designed using two diode and two independent power supply which will supply power to a 1 kΩ load resistor with output voltage limiting levels of ± 3 V. Assuming the voltage gain of the circuit to be 0.95 V/V and the cut in voltages of diode to be 0.7. Then which of the following options represent that circuit?

Question 6

Which of the following is true? D₁& D₂ are ideal

31 attempts
2 upvotes
0 comments

Tags :

ESE & GATE EE Analog Electronics

Nov 4ESE & GATE EE